

Summer School in Information Engineering
Brixen June 29 - July 3, 2009

Video over wireless:

*FPGA design and implementation of a
pulse-based echo canceller for DVB-T/H*

Ph.D Student: G. Chiurco

Tutor Prof.: O. Andrisano

WiLab – Wireless Communication Laboratory

IEIIT-BO/CNR & Alma Mater University of Bologna




Outline

- Scenario description:
 - Problems and Goals
- Project Flow
- FPGA design and implementation:
 - FPGA development kit features
 - Test-bed implementation
 - Echo Canceller entity
- Measurements:
 - Comparison with theoretical results
 - Resources utilization
 - Matching with Simulation Results




Scenario description: Problems and goals

- **Single Frequency Network (SFN)** constituted by:
 - a. a DVB-T/H broadcasting station
 - b. an on-channel relay station or repeater (OCR)
 - c. many stationary and mobile users



- **Main goal:** covering with the DVB-T signal an area not reachable by the DVB-T broadcast station.

Project Flow



FPGA development kit features

□ FPGA Stratix II Altera dev. Kit EP2S180F1020C3

Analog I/O:


- Two-channel, 12-bit, 125-million samples per second (MSPS) analog-to-digital (A/D)
- Two-channel, 14-bit, 165-MSPS digital-to-analog (D/A)

Digital I/O

- Connector for the Texas Instruments (TI) Evaluation Module (TI-EVM)
- Two 40-pin connectors for Analog Devices' A/D converter evaluation boards
- Mictor connector for Agilent and Tektronix logic analyzers
- RS-232 serial port
- 10/100 Ethernet physical layer/media access control (PHY/MAC) and RJ-45 jack

Memory

- 32-Mbyte SDR SDRAM
- 16-Mbyte flash
- 1-Mbyte SRAM
- 16-Mbyte compact flash



FPGA design and implementation (1)

□ **OCR Test-bed implemented on the FPGA board:**

□ **BB-OCR Direct relay scheme:**

Low delay techniques, based basically on:


- **ESTIMATION** of the loop-back channel;
- **(ADAPTIVE) FILTERING** to cancel the echoes;

	Antenna Isolation	Time Delay	Quality of Tx signal	Selectivity of Rx signal	Mantain Sync.
BB OCR	↓	↑	↑	↑	↑



FPGA design and implementation (2)

□ OCR Test-bed implemented on the FPGA board:



FPGA design and implementation (3)

- The **ECHO_CANCELLER** entity:

- Two operative phases:

 - **start-up**

 - determination of the number and position of the cancelling windows
 - initial coupling channel estimation
 - FIR's set-up


 - **steady state**

 - effective DVB-T signal repetition
 - (fast) echo tracking (LMS algorithm)
 - stability and coupling channel monitoring (periodical check of new echoes, etc.)



FPGA design and implementation (4)

□ The ECHO_CANCELLED entity:



ESTIMATOR_iq:
implementing the channel pulse estimator, the pulse generator and an additional Least Mean Square (LMS) algorithm working in the *steady-state mode*;


SHREG&MUX:
implementing the delay which allows to position the cancelling window inside the overall search window;

DYN_FIR_MCV:
implementing the cancelling FIR filters with dynamically variable coefficients, based on the Multi Cycle Variable (MCV) technology.



FPGA design and implementation (5)

□ The ECHO_CANCELLED entity:



Input-data 18bit;
Output-data 18bit;
Control sig = #15+:


- **ACCP**: # pulse accumulations;
- **SMPL**: # samples;
- **AMPI**: pulse amplitude (I-via);
- **AMPq**: pulse amplitude (Q-via);
- **TIME**: pulse train period;
- **ACCL**: # LMS accumulations;
- **LAMB**: LMS scaling factor;
- **LPRN**: dynamic FIR uploading modality
- **MUX1**: selector of the first cancellation window;
- **MUXn**: selector of the n-th cancellation window;
- **INTR**: circuit switch.



FPGA design: ECHO_CANCELLED

(1)

□ DYN_FIR_MCV : the FIR cancelling unit



FPGA design: ECHO_CANCELLED

(2)

□ **DYN_FIR_MCV** : the FIR cancelling unit

PARAMETERS	SET-UP VALUES
<i>Coefficients scaling</i>	Auto with Power 2
<i>Bit Width</i>	18
<i>Device Family</i>	Stratix II
<i>Structure</i>	Variable/Fixed Coefficient: Multi-Cycle
<i>Pipeline Level</i>	1
<i>Data Storage</i>	Logic cells
<i>Coefficient Storage</i>	Memory, M4K
<i>Coefficients Reload</i>	Enabled
<i>Single Clock</i>	Disabled
<i>Force Non-Symmetric Structure</i>	Enabled
<i>Coefficients setsnumber</i>	2
<i>Rate Specification</i>	Single Rate
<i>Add global clock enable pin</i>	Disabled
<i>Number of input channels</i>	2
<i>Input number system</i>	Signed binary
<i>Input Bit Width</i>	18
<i>Output specification: Based on Method</i>	Bit Width Only
<i>Output number system:</i>	Custom Resolution
<i>Bits to keep</i>	9-17-16
<i>MSB</i>	Saturate
<i>LSB</i>	Truncate
<i>Clocks to compute</i>	7
<i>Multiplier Implementation</i>	DSP Blocks
<i>Coefficients</i>	56


7 * 25MHz = 175 MHz




FPGA design: **ECHO_CANCELLED**

(3)

- **ESTIMATOR_iq** : the estimator of the feedback channel coefficients






$$\begin{aligned} \underline{h}_Q(m+1) &= \\ &= \underline{h}_Q(m) + \lambda \cdot \mathbb{E}[\varepsilon_{P_n} \cdot y_Q(n) - \varepsilon_{Q_n} \cdot y_P(n)] \end{aligned}$$



Measurements:

- Workbench configuration:
conceptual scheme realized to test the echo canceller



■ DVB-T Modulators:


	<i>MG3700</i>	<i>DTA116</i>
Power Lvl	-40 dBm : 10 dBm	-14 dBm
Freq. Range	250 KHz : 3 Ghz	36 MHz
MER	44 dB	41 dB

- Digital Oscilloscope
- Spectrum Analyzer
- Network Analyzer
- TV - Analyzer




Measurements: (echo canceller off)

- Measured impulse response of the channel between the modulator and the demodulator.



Measurements: (start-up mode)

- Echo suppression when the echo level is **0.2dB** lower than the input DVB-T signal




Date: 22.JAN.2009 11:40:52




Measurements: (steady-state mode)

- Echo suppression when the echo level is **0.2dB** lower than the input DVB-T signal



Measurements: (complete procedure)

- Echo suppression when the echo level is **10dB** higher than the input DVB-T signal




FPGA Resources Utilization

Flow Status	Successful - Wed May 06 17:24:14 2009
Quartus II Version	8.0 Build 231 07/10/2008 SP 1 SJ Full Version
Revision Name	Testbed_EC_200
Top-level Entity Name	Testbed_EC_2_00
Family	Stratix II
Device	EP2S180F1020C3
Timing Models	Final
Met timing requirements	N/A
Logic utilization	35 %
Combinational ALUTs	34,791 / 143,520 (24 %)
Dedicated logic registers	33,243 / 143,520 (23 %)
Total registers	33380
Total pins	137 / 743 (18 %)
Total virtual pins	0
Total block memory bits	1,632,205 / 9,383,040 (17 %)
DSP block 9-bit elements	216 / 768 (28 %)
Total PLLs	2 / 12 (17 %)
Total DLLs	0 / 2 (0 %)



Measurements vs. Simulation Results



ESNP = Echo
Suppression at
Nominal Position

$$\text{ESNP} \triangleq \frac{\mathbb{E} \{ |s_0(\tau^*)|^2 \}}{\mathbb{E} \{ |s_1(\tau^*)|^2 \}}$$

It is an over-estimation
of the actual Echo
Suppression



Thank you !

For more information
contact me at:

giovanni.chiurco@unibo.it

